G12 Verilog BCH ECC IP

Print

The G12 BCH IP is optimized around a 256B correction block and supports up to 16 bits of error correction.   This non-standard correction size can be useful for specialty applications requiring smaller block sizes.

G12 Features: